Session Details |
|
| |
| Name: |
 |
Memory Outlook for HPC Systems |
| |
| Time: |
|
Tuesday, June 20, 2017
08:30 am - 10:00 am |
|
| |
| Room: |
|
Panorama 1
Messe Frankfurt |
|
| |
| Breaks: | 07:30 am - 10:00 am Welcome Coffee
10:00 am - 11:00 am Coffee Break |
| |
| Chair: |
|
Steve Pawlowski, Micron |
|
| |
| Abstract: |
|
Well-balanced, general-purpose computing systems are the underpinning of the Information Technology (IT) revolution. The reality is that the memory architecture of today’s machines is nearly five decades old. Over that time Improvements have been focused on increasing its density and reducing its cost. In this way, the market for memory has diverged from the market for processing, disrupting that balance for today’s class of machines. Failure to produce a truly balanced exascale machine, one that complements its arithmetic processing power with an appropriate balance of memory and communication, will result in specialized exascale systems, capable of only addressing, in a timely and efficient manner, a small set of computational problems. The conversation of this panel will be to discuss ways to restore the historical balance for next generation machines. |
|
| |
| Presentations: |
|
New Opportunities to Deal with Reducing Energy per Operation in HPC Systems
08:30 am - 08:45 am |
|
| |
Dave Ditzel, Esperanto Technologies |
|
| |
|
|
Memory Systems - From Devices to Systems
08:45 am - 09:00 am |
|
| |
Bruce Jacob, University of Maryland |
|
| |
|
|
Samsung HPC Memory Update
09:00 am - 09:15 am |
|
| |
Duc Nguyen, Samsung |
|
| |
|
|
Memory-Centric Server Architecture
09:15 am - 09:30 am |
|
| |
Babak Falsafi, EPFL |
|
| |
|
|
128 Bit, Exascale Memory Reference Models for Next Generation, ExaByte Capacity Physical Memory Systems
09:30 am - 09:45 am |
|
| |
Steve Wallach, Micron |
|
| |
|
|
Questions & Answers
09:45 am - 10:00 am |
|
|
;){kind=link}