

# A First-Principles Approach to Performance and Power Models for Contemporary Multi- and Many-Core Processors

Friedrich-Alexander-University Erlangen-Nuremberg, Computer Architecture  
Johannes Hofmann <johannes.hofmann@fau.de>


Vision: Understand performance, power, and energy properties of modern processors and recommend best-practices

## Improve Execution-Cache-Memory (ECM) Performance Model [1-4]


- Separate general principles and microarchitecture-dependent behavior into *general ECM model* and *ECM machine models*
- Model additional hardware designs
  - Write-through caches
  - Streaming stores
  - Cluster on Die mode
  - Separate frequency domains
  - Victim caches
  - Partially and fully overlapping data transfers
  - Dynamic Uncore frequency
- Devise machine models for
  - Intel Haswell- and Broadwell-EP
  - Intel Skylake-SP
  - IBM POWER8
  - AMD Zen (Ryzen, Epic)
- Reduce ECM model error near the saturation point by an order of magnitude

selected examples


### Regular vs. streaming stores



### Variable Uncore frequency



### Refined multi-core estimate




## Quantitative Power Model [5]


Quantitative power estimate s.t. active core count, CPU core and Uncore frequencies for arbitrary scalable and saturating steady-state codes

- Full chip power given by sum of baseline and aggregate core power
 
$$P_{\text{chip}}(f_{\text{Uncore}}, f_{\text{core}}, \varepsilon_n) = P_{\text{base}}(f_{\text{Uncore}}) + nP_{\text{core}}(f_{\text{core}}, \varepsilon_n)$$
- Baseline power depends on processor's Uncore frequency
 
$$P_{\text{base}}(f_{\text{Uncore}}) = p_0^{\text{base}} + p_1^{\text{base}} f_{\text{Uncore}} + p_2^{\text{base}} f_{\text{Uncore}}^2$$
- Per-core power depends on CPU core frequency, code scalability
 
$$P_{\text{core}}(f_{\text{core}}, \varepsilon_n) = (p_0^{\text{core}} + p_1^{\text{core}} f_{\text{core}} + p_2^{\text{core}} f_{\text{core}}^2) \cdot \varepsilon_n^\alpha$$
- Validated on Intel Sandy and Ivy Bridge, Haswell, Broadwell, AMD Zen

### Model setup



### Model validation



## Derived Energy Model [5]

An analytic energy model can be derived by combining the ECM model estimate  $\Pi_{\text{ECM}}$  and the power model estimate  $P_{\text{chip}}$

$$E(f_{\text{Uncore}}, f_{\text{core}}, n) = \frac{P_{\text{chip}}(f_{\text{Uncore}}, f_{\text{core}}, n, \varepsilon_n)}{\Pi_{\text{ECM}}(f_{\text{Uncore}}, f_{\text{core}}, n)}$$

### Analytic deductions

Minimum energy w.r.t. number of active cores  $n$

- scalable codes: use all available cores

$$\frac{\partial E}{\partial n} = -\frac{P_{\text{base}}(f_{\text{Uncore}})}{-n^2 \cdot \Pi_{\text{ECM}}(f_{\text{core}}, f_{\text{Uncore}})} < 0$$

- saturating codes: use number of cores  $n_s$  required to saturate bottleneck


$$E = \frac{P_{\text{base}}(f_{\text{Uncore}}) + n\varepsilon^\alpha \cdot P_{\text{core}}(f_{\text{core}}, 1)}{\Pi_{\text{Sat}}}$$

Minimum energy w.r.t. CPU core frequency  $f_{\text{core}}$


- Optimum frequency subject to clock domains

$$f_{\text{core}}^{\text{opt}}(n) = \sqrt{\frac{p_0^{\text{base}} + np_0^{\text{core}}}{p_2^{\text{base}} + np_2^{\text{core}}}}$$

### Model validation



### Empirical observations and best practices



### References

[1] J. Hofmann, D. Fey, M. Riedmann, J. Eitzinger, G. Hager, and G. Wellein: Performance analysis of the Kahan-enhanced scalar product on current multi- and many-core processors. *Concurrency and Computation: Practice and Experience*, ISSN: 1532-0634

[2] J. Hofmann, D. Fey, J. Eitzinger, G. Hager, and G. Wellein: Analysis of Intel's Haswell Micro-architecture Using the ECM Model and Microbenchmarks Architecture of Computing Systems - ARCS 2016: 29th International Conference, Nuremberg, Germany, April 4-7, 2016

[3] J. Hofmann, D. Fey: An ECM-based energy-efficiency optimization approach for bandwidth-limited streaming kernels on recent Intel Xeon processors. 4th International Workshop on Energy Efficient Supercomputing, Salt Lake City, UT, USA, November 14, 2016

[4] J. Hofmann, G. Hager, G. Wellein, D. Fey: An analysis of core- and chip-level architectural features in four generations of Intel server processors. *High Performance Computing: 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017*

[5] J. Hofmann, G. Hager, D. Fey: On the accuracy and usefulness of analytic energy models for contemporary multicore processors. Accepted for *High Performance Computing: 33rd International Conference, ISC High Performance 2018, Frankfurt, Germany, June 24-28, 2018*