Compiler-assisted Correctness Checking and Performance Optimization for HPC
(C3PO’20)

URL: https://c3po-workshop.github.io

ISC Topic Area: Programming Models & System Software

ISC Keywords:
Compilers
Heterogeneous Systems
Parallel Applications
Performance Analysis and Optimization
Programming Models & Languages

Topics of interest:

- Automatic parallelization
- Compilation for heterogeneous systems
- Compiler enabled optimization
- Correctness checking of parallel software
- Cross-languages translation
- Modernization of legacy codes
- Source code instrumentation
- Source-to-source analysis/transformations
- Static analysis
- Static/dynamic interaction

Abstract

Practical compiler-enabled programming environments, applied analysis methodologies, and end-to-end toolchains can contribute significantly to performance portability in the exascale era. The practical and applied use of compilation techniques, methods, and technologies, including static analysis and transformation, are imperative to improve the performance, correctness, and scalability of high-performance applications, middleware, and reusable libraries.

This workshop brings together a diverse group of researchers with a shared interest in applying compilation and source-to-source translation methodologies, among others, to enhance explicit parallel programming such as MPI, OpenMP, and hybrid models. These types of compiler technologies can also be applied to heterogeneous programming elements including FPGAs and GPUs in order to deliver higher achievable performance as compared to library-based methods and hand-written approaches taken in isolation.
Original papers will identify and solve challenges in the tradeoffs of scalability, performance, predictability, correctness, productivity, and portability on-node and at massive scale; strong-scaling, weak-scaling, and hybrid-scaling solutions assisted, augmented, and/or enabled by compiler technology are in scope. Topics of interest include but are not limited to: correctness checking of parallel programs, source-to-source translation of legacy MPI codes to improve performance-portability, instrumentation, and massively multipass FPGA compiler optimization strategies.

We recognize that there are standard static analysis technologies (dataflow analysis, polyhedral analysis, etc); this workshop seeks innovative applications of such technologies singly and in combination to derive enhanced utility in parallel programs that are generalizable beyond a single case study or narrow application.

**Steering Committee:**

<table>
<thead>
<tr>
<th>Role</th>
<th>Name</th>
<th>Institution</th>
<th>Contact Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Chair</td>
<td>Peter Pirkelbauer</td>
<td>Lawrence Livermore National Laboratory / University of Central Florida</td>
<td><a href="mailto:pirkelbauer2@llnl.gov">pirkelbauer2@llnl.gov</a> +1 925 424 4569</td>
</tr>
<tr>
<td>Associate Chair</td>
<td>Emmanuelle Saillard</td>
<td>Inria Bordeaux Sud-Ouest</td>
<td><a href="mailto:emmanuelle.saillard@inria.fr">emmanuelle.saillard@inria.fr</a> +33 5 24 57 41 24</td>
</tr>
<tr>
<td>Publications Chair</td>
<td>Anthony Skjellum</td>
<td>University of Tennessee at Chattanooga</td>
<td><a href="mailto:Tony-Skjellum@utc.edu">Tony-Skjellum@utc.edu</a></td>
</tr>
<tr>
<td>Publicity Chair</td>
<td>Martin Ruefenacht</td>
<td>University of Edinburgh</td>
<td><a href="mailto:m.ruefenacht@ed.ac.uk">m.ruefenacht@ed.ac.uk</a></td>
</tr>
<tr>
<td>Track Chairs</td>
<td>Purushotham Bangalore</td>
<td>University of Alabama at Birmingham</td>
<td><a href="mailto:puri@uab.edu">puri@uab.edu</a></td>
</tr>
<tr>
<td></td>
<td>Julien Jaeger</td>
<td>French Alternative Energies and Atomic Energy Commission (CEA)</td>
<td><a href="mailto:julien.jaeger@cea.fr">julien.jaeger@cea.fr</a></td>
</tr>
<tr>
<td></td>
<td>Peter Thoman</td>
<td>University of Innsbruck</td>
<td><a href="mailto:peter.thoman@uibk.ac.at">peter.thoman@uibk.ac.at</a></td>
</tr>
</tbody>
</table>


Tentative Program Committee

- Hadia Ahmed (Lawrence Berkeley National Laboratory)
- Ritu Arora (Texas Advanced Computing Center - TACC)
- Protonu Basu (Facebook)
- Ira Baxter (Semantic Design)
- Elisabeth Brunet (Telecom Sud Paris)
- Patrick Carribault (CEA)
- Thomas Fahringer (University of Innsbruck)
- Chunhua Liao (Lawrence Livermore National Laboratory)
- Reed Milewicz (Sandia National Laboratories)
- Christina Peterson (University of Central Florida)
- Amalee Wilson (Stanford University)
- Sara Royuela (BSC)
- Muite Benson (Kichakato Kizito)
- Joachim Protze (RWTH Aachen University)
- Markus Schordan (Lawrence Livermore National Laboratory)

Workshop format

Full day workshop at ISC’20.

- Invited Talk
- Full papers
- Short papers
- Position papers
- Short announcements
- Panel discussion

Timeliness and Importance

This workshop is timely and important because the changing HPC architectures, libraries, and the emergence of hybrid programming models demand novel toolchains that help application reach high utility (e.g., performance, correctness, portability). Programmers working with yesterday’s toolchains will not reach high utility without the assistance of practical compilation infrastructures.

The organizers are the right group to implement this workshop because they represent a cross-section of practitioners, compiler-experts, middleware designers, and application developers in HPC.

Target Audience

Researchers with a shared interest in applying compilation and source-to-source translation methodologies to the analysis, transformation, and optimization of HPC applications.
Relevance to and Impact on ISC community

Changing HPC architecture and software stack create enormous challenges for HPC application developers that need to write performance portable code and keep existing applications up to speed. Purely manual solutions are cost prohibitive. Source-to-source translators are poised to address these challenges automatically or with user input semi-automatically.

The state-of-the-art tools and techniques presented at this workshop will be of interest to many ISC attendees, in particular tool developers, middleware implementers, and HPC application developers. Together they will discuss current challenges in their respective domains, available technologies, unsolved problems, and solution ideas. The workshop will conclude by stating important research questions and giving directions for future research.

Strategies for advertising and attracting attendees

Members of the organizing and program committees will seek contributions from their regions and institutions. The organizers will also distribute a call for papers and a call for participation on mailing lists relevant to the HPC and compiler communities, including HPC-announce, as well as lists for Clang/LLVM and ROSE developers.

Paper Submission and Review Process

C3PO solicits two kinds of papers. Full papers present novel and original research and are limited to 12 pages in Springer LNCS format. Short papers report on interesting new ideas, work with promising/early results, or empirical studies and are limited to 6 pages in Springer LNCS format.

The review process is double blind. Each submission will receive at least three reviews.

Papers must be submitted in PDF format on the submission website. The organizers will make informal proceedings available online before the conference. Authors may submit a revised version of the paper after the workshop for printed proceedings. Authors of accepted papers will be required to sign the Springer copyright form. Instructions for preparing papers for the proceedings will be emailed to authors of accepted papers.

Demonstrated Community Interest

Applying source-to-source techniques to HPC application is a very active area of research. A search on Google Scholar for papers published in the last five years using the query

\[(source-to-source \text{ OR } \text{transpiler}) \text{ compiler (HPC OR "high-performance computing")}\]

produces roughly 1500 results. A list with selected papers published in the last five years that cover topics relevant to this workshop is available as appendix.
Selected list of recent (past 5 years) publications within the scope of this workshop


J. Bosch et al., "Application Acceleration on FPGAs with OmpSs@FPGA," 2018 International Conference on Field-Programmable Technology (FPT), Naha, Okinawa, Japan, 2018, pp. 70-77.


